

REC'D 07 FEB 2005

WIPO

PCT

IB/2005/050452

PA 1252752

# THE UNITED STATES OF AMERICA

TO ALL TO WHOM THESE PRESENTS SHALL COME:

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

November 26, 2004

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE UNDER 35 USC 111.


APPLICATION NUMBER: 60/541,261 ✓

FILING DATE: February 04, 2004 ✓

## PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

By Authority of the  
COMMISSIONER OF PATENTS AND TRADEMARKS



P. SWAIN  
Certifying Officer

# **PROVISIONAL APPLICATION FOR PATENT COVER SHEET** This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c).

22390 U.S. PTO  
60/541261



| INVENTOR(S)  |  |  |   |          |                       |
|--|--|--|---|----------|-----------------------|
|  | Given Name (first and middle [if any]) | Family or Surname                              | Residence<br>(City and either State or Foreign Country) |          |                       |
| 1  | Lily                                   | Zhao   | San Jose, California                                    |          |                       |
| 2  | Mike                                   | Loo  | San Jose, California                                    |          |                       |
| 3  |  |  |   |          |                       |
| <input type="checkbox"/> Additional inventors are being named on the sheet attached hereto.  |  |  |   |          |                       |
| TITLE OF THE INVENTION (280 characters max)  |  |  |   |          |                       |
| Method and Apparatus for Increasing Routing Density for a Circuit Board  |  |  |   |          |                       |
| Direct all correspondence to: CORRESPONDENCE ADDRESS   |  |  |   |          |                       |
| <input checked="" type="checkbox"/> Customer Number 24,738   |  |  |   |          |                       |
| Firm or Individual Name  |  | Philips Electronic North America Corporation   |   |          |                       |
|  |  | Intellectual Property and Standards            |   |          |                       |
| Address  |  | 1000 West Maude Avenue                         |   |          |                       |
| City   | Sunnyvale                              | State  | California  | Zip Code | 94085-2810            |
| Country  | U.S.A.                                 | Telephone                                      | (408) 617-7700  | Fax      | (408) 617-4856        |
| ENCLOSED APPLICATION PARTS (check all that apply)  |  |  |   |          |                       |
| <input checked="" type="checkbox"/> Specification Number of pages: 15  |  | <input type="checkbox"/> CD(s), Number _____   |   |          |                       |
| <input checked="" type="checkbox"/> Drawing(s) Number of Sheets: 4   |  | <input type="checkbox"/> Other (specify) _____ |   |          |                       |
| <input type="checkbox"/> Application Data Sheet. See 37 CFR 1.76   |  |  |   |          |                       |
| METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT   |  |  |   |          |                       |
| <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27.  |  |  |   |          | FILING FEE AMOUNT (4) |
| <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge filing fees or credit any overpayment to Deposit Account Number: 50-1142 |  |  |   |          | \$160.00              |
| The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.                      |  |  |   |          |                       |
| <input checked="" type="checkbox"/> No.  |  |  |   |          |                       |
| <input type="checkbox"/> Yes, the name of the U.S. Government agency and the government contract number are:.....  |  |  |   |          |                       |

Respectfully submitted,

DATE: February 04, 2004

SIGNATURE:

TYPED or PRINTED NAME: Randy W. Lacasse  
REGISTRATION NO.: 34,368  
TELEPHONE: (703) 838-7683

DOCKET NO: US040110P  
FAX: (703) 838-7684

## **Method and Apparatus for Increasing Routing Density for a Circuit Board**

### **Field of the Invention**

[001] The invention relates to the field of circuit boards and more specifically to the field of multi layer circuit boards.

### **Background of the Invention**

[002] There is a consumer demand for making electronic devices smaller. As a result, the semiconductor industry is integrating more functionality into integrated circuits, with these circuits also offering a decreased footprint. In recent years there has been an increasing push in electronic device manufacturing to utilize surface mount IC packages and components as opposed to the more traditional DIP packages. However, because the surface mount packages (SOIC) have tighter spaced pins, there is an increased difficulty in routing of signal traces and power traces to and from these packages, especially in between the pins thereof. Additionally, IC packages that mount to the surface of the circuit board utilizing ball grid arrays (BGAs) have become commonplace.

[003] In order to facilitate surface mounting of BGAs and SOIC packages, multiple layer PCBs are employed in order to facilitate routing of signals and power between these packages. Typically, each PCB has upper and lower outer layers, upper and lower inner layer that are proximate the upper and lower outer layers, with core layers disposed between the upper and lower inner layers. These multiple layers are laminated in a substantially parallel relationship one to the other. Conducting traces are disposed on the layers in order to provide signal paths for connecting electrical components disposed on the surface of the PCB. Vias are formed by first drilling into the PCB and then by filling the drilled holes with conductive material in order to connect the various power and signal traces formed between the layers. For example, for a three layer PCB, vias between the second layer and the third layer are used to route signal traces and power traces to the ICs and other components disposed on the surface layers of the PCB.

[004] Traditionally, signal traces for components disposed on the upper layer of the PCB are routed using the upper layer and inner layers that are as close as possible to the upper layer. This results in minimal drilling of vias into the core layers. The more vias that are drilled through the core layers, the higher the requirement for maintaining tighter tolerances. If tighter tolerances are not adhered to, then via clearance violations result on the core layers, which adversely affects the costs of the PCB.

[005] United States Patent No. 6,150,729, entitled "Routing density enhancement for semiconductor BGA packages and printed wiring boards," discloses a routing scheme for a multilayer printed wiring board or semiconductor package is disclosed. Each of a first group of electrical contacts, such as bond pads, is disposed on a first surface and is electrically coupled to one of a plurality of conductive surface connectors such as vias. Each of a second group of electrical contacts is disposed on the first surface and is routed by one of a second plurality of traces. The orientation between certain electrical contacts in the first group and their associated vias is different than the orientation between certain other electrical contacts in the first group and their associated vias. This varying orientation allows greater routing density on the second surface. Unfortunately, because of the tolerances required between vias and conducting traces on the inner and core layers, this type of printed wiring board does not facilitate low manufacturing cost.

[006] A need therefore exists to provide a multilayer printed circuit board (MPCB) that is manufacturable in a cost effective manner.

### **Summary of the Invention**

[007] The invention provides a multilayer printed circuit board that overcomes the deficiencies of the prior art.

[008] In accordance with the invention there is provided a multilayer circuit board comprising: a first layer; a fourth layer substantially parallel to the first layer; a plurality of electrical contacts formed on the first layer of the multilayer circuit board and disposed in a first grid having, a first subset of the plurality of electrical contacts for routing within the first layer, and a second subset of the plurality of electrical contacts for routing within

the fourth layer; and, a plurality of vias formed between the first and fourth layers and each disposed adjacent at least one of the second subset of the plurality of electrical contacts, the plurality of vias having a spacing between each pair thereof larger than a smallest spacing between adjacent electrical contacts of the plurality of electrical contacts.

[009] In accordance with the invention there is provided a method of manufacturing a multilayer circuit board comprising: providing a first layer; providing a fourth layer substantially parallel to the first layer; disposing a plurality of electrical contacts in a first grid within the first layer, the plurality of electrical contacts arranged in a first subset and a second subset; routing the first subset of electrical contacts within the first layer; forming vias between the first and fourth layers, each via adjacent at least one of the second subset of the plurality of electrical contacts and each via spaced from other vias by at least 1.2 times a minimum spacing between electrical contacts of the first and second subsets; and, routing the second subset of the plurality of electrical contacts within the fourth layer.

### **Brief Description of the Drawings**

[0010] Exemplary embodiments of the invention will now be described in conjunction with the following drawings, in which:

[0011] FIGs. 1a, 1b, 1c and 1d illustrates a prior art multilayer printed circuit board (MPCB) that is formed from a first layer, a second layer, a third layer and a fourth layer;

[0012] FIGs. 2a, 2b, 2c and 2d illustrate a MPCB that is routed using a routing strategy in accordance with a first embodiment of the invention;

[0013] FIGs. 3a, 3c and 3d illustrate a MPCB that has eight and ten layers that is routed using the routing strategy in accordance with the first embodiment of the invention; and,

[0014] FIG. 3b illustrates an eight layer MPCB for being routed using the routing concept in accordance with the first embodiment of the invention.

### Detailed Description of Embodiments of the Invention

[0015] FIG. 1a illustrates a prior art multilayer printed circuit board (MPCB) 100 that is formed from a first layer 101, a second layer 102, invention that implements a variation of the routing concept in accordance a third layer 103 and a fourth layer 104. The first layer is formed on an upper surface of a first substrate 101a. The second and third layers, 102 and 103, are formed on opposite sides of a second substrate 102a. The fourth layer 104 is formed on a bottom surface of the third substrate 103a.

[0016] In accordance with the prior art example illustrated in FIG. 1b, one row 108 of alternating power 105 and ground 106 electrical contacts and four rows 109 of electrical contacts 107 are to be routed for the four-layer MPCB 100. Referring to FIG. 1a, the conducting traces associated with the electrical contacts 107 are disposed within the first and fourth layers, 101 and 104, of the MPCB 100. Conducting traces associated with the power and ground signals are disposed within the second and third layers, 102 and 103.

[0017] Referring back to FIG. 1a, conducting vias, 111, 112 and 113, are formed within the MPCB 100 in order to route the power and ground signals from the core layers 102 and 103 to the surface layers, comprised of the first layer 101 and the fourth layer 104. A first conducting via 111 is used to route electrical signals between the first layer 101 and the second layer 102, a second conducting via 112 is used to route electrical signals between the second layer 102 and the third layer 103. A third conducting via 113 is used to route electrical signals between the third layer 113 and the fourth layer 114. For example, in order to route power and ground signals to the first layer 101, the second conducting via 112 routes the power signal from the third layer 113 to the second layer 112 and the first conducting via routes the power signal from the second layer 112 to the first layer 111. Similarly, the third conducting via 113 is used to route the electrical signal between the fourth layer 114 and the first layer using the first and second conducting vias. Thus, a plurality of the first through third conducting vias, 111 to 113, in conjunction with a plurality of conducting traces disposed on the first through fourth layers, 101 through 104, serve to route a plurality of electrical signals between any of the first through fourth layers, 101 through 104. Alternatively, a conducting via is formed

from the first layer 111 to the fourth layer 114 for routing of a signal from the first layer 111 to the fourth layer 114. Of course, forming of conducting vias is dependent upon routing requirements for the MPCB 100, thus the conducting vias are formed as required in order to facilitate the routing.

[0018] The orientation of the ground, power and signal electrical contacts, as illustrated in FIG. 1b, is common in package substrate routing or PCB routing, such as for use with ball grid arrays (BGAs), known to those of skill in the art. The five rows illustrated, 108 and 109, in FIG. 1b are exemplary of either flip chip bumps or BGA ball pads. As is known to those of skill in the art, laminating the MPCB 100 by alternating signal layers and power or ground layers reduces bi-planar cross-talk. Thus, power and ground layers typically separate signal layers.

[0019] In order to reduce assembly tolerances when manufacturing of the MPCB 100, larger diameter non-conducting areas are typically utilized on core layers, for example the second and third layers, 102 and 103, in order to offset tolerances needed in laminating the MPCB 100 and for forming of the conducting vias. Therefore MPCB design rules for inner layer via diameter and pitch require higher manufacturing tolerances than for the outer layers.

[0020] Referring to prior art FIG. 1c, the first two rows of signal pads, 109a and 109b, are routed from their respective signal pad along the first layer 101. The third and fourth rows of signal pads, 109c and 109d, are routed using conducting vias that are drilled down through the first through third substrates, 101a through 103a, to the fourth layer 104. Within this fourth layer, the electrical signals from the signal pads forming the third and fourth rows 109c and 109d are routed out of the MPCB 100. Unfortunately because non-conducting areas formed on the inner layers require bigger diameter and larger pitch therebetween, clearance violations on the core layer are typically observed. Normally in order to solve the problem of clearance violations, additional routing layers are utilized or tighter design rules are implemented. Unfortunately, this results in a requirement to increase laminating tolerances of the MPCB 100 and thus increases the manufacturing cost of the MPCB 100.

**[0021]** FIGs. 2a, 2b, 2c and 2d illustrate routing for a multilayer printed circuit board (MPCB) 200 in accordance with a first embodiment of the invention. For the purposes of this embodiment, the MPCB 200 is formed from four layers, 201 through 204. Of course, multi layer boards having any number of layers from two layers to ten layers, or more, are also envisaged. The MPCB 200 comprises a first layer 201 and a fourth layer 204 substantially parallel to the first layer 201, with second and third core layers, 202 and 203.

**[0022]** Similarly, in contrast to the MPCB illustrated in prior art FIG. 1c, FIG. 2a illustrates a plurality of electrical contacts formed within the first layer 201 of the multilayer circuit board and arranged in a first grid according to the invention. A first row 208 of alternating power electrical contacts 205a, 205b and 205c and ground pads 206a and 206b. In addition, first through fourth rows of signal electrical contacts, 209a through 209d, are disposed within the first layer 201 of the MPCB 200. The signal electrical contacts are divided into two sets. A first subset of the plurality of electrical contacts is for routing within the first layer 201, and a second subset of the plurality of electrical contacts is for routing within the fourth layer 204. Of course, the layer within which the second subset is routed is dependent upon a number of layers that form the MPCB 200 and is not limited to the fourth layer 204. Because a four layer MPCB 200 is shown in the example, and because it is preferable not to dispose two signal layers adjacent each other, the fourth layer 204 is used for signal routing. However, if an eight layer MPCB is utilized for routing, then preferably any other non-adjacent layer is utilized for routing of the second subset.

**[0023]** Referring to FIG. 2c, electrical contacts 207aa, 207ca, 207ea, 207bb, 207db, 207ac, 207cc, 207ec, 207bd, and 207dd belong to the first subset and electrical contacts 207ba, 207da, 207ab, 207cb, 207eb, 207bc, 207dc, 207ad, 207cd and 207ed belong to the second subset.

**[0024]** A plurality of vias, 210aa, 210ba, 210ab, 210bb, 210bc, 210ac, 210bc, 210ad, 210bd and 210cd are formed between the first and fourth layers, 201 and 204, and each via from the plurality is disposed adjacent at least one of the second subset of the



plurality of electrical contacts, where the plurality of vias have a spacing therebetween that is larger than a spacing between each of the plurality of electrical contacts.

**[0025]** With reference to the plurality of electrical contacts disposed in a first grid, in the form of a Cartesian grid, which is an array formed from columns and orthogonal rows, as shown in FIG. 2a and FIG. 2c, the routing strategy in accordance with the first embodiment of the invention reduces the tolerance problem by routing and drilling, to form vias, for alternate electrical contacts in a single signal row and for alternate electrical contacts in a single column, for all four rows. The electrical contacts are preferably disposed at intersections of the columns and orthogonal rows of the Cartesian grid. FIG. 2c illustrates an enlarged view of FIG. 2a in order to exemplify the properties of the invention. For the first row of electrical contacts 209a, electrical contacts 207aa, 207ca and 207ea are routed along the first layer using conducting traces. Electrical contacts 207ba and 207da are connected with electrically conducting traces formed on the first layer to vias 210aa and 210ba, respectively, for routing along the fourth layer 204. For the second row of electrical contacts 209b, electrical contacts 207ab, 207cb and 207eb are coupled using electrically conducting traces formed within the first layer 201 to vias 210ab and 210bb, respectively, for routing within the fourth layer 204. Electrical contacts 207bb and 207db are routed within the first layer using conducting traces. For the third row of electrical contacts 209c, electrical contacts 207ac, 207cc and 207ec are routed within the first layer using conducting traces. Electrical contacts 207bc and 207dc are connected with electrically conducting traces formed within the first layer to vias 210ac and 210bc, respectively, for routing within the fourth layer 204. For the fourth row of electrical contacts 209d, electrical contacts 207ad, 207cd and 207ed are connected with electrically conducting traces formed on the first layer to vias 210ad, 210bd and 210cd, respectively, for routing within the fourth layer 204. Electrical contacts 207bd and 207dd are routed within the first layer using conducting traces.

**[0026]** Referring to prior art FIG. 1d, a ground or power layer of the MPCB 100 is shown. In order to facilitate decreased MPCB assembly costs, large non-conducting areas 150 are formed on the ground or power layer to facilitate forming of vias therein. Because of the pitch of the electrical contacts forming the third and fourth rows 109c and

109d, the resulting non-conducting areas that are formed on the ground of power layer overlap. In this case, the pitch of the vias is equal to, or less than, the diameter of a single via. This overlap between the non-conducting areas does not facilitate a continuously conducting surface and thus a continuous ground or power plane cannot be formed

[0027] Of course, if tighter tolerances are adhered to in the laminating and drilling of the MPCB 100, then such an overlap between non-conducting areas of the power and ground layers likely does not occur, however the manufacturing costs are significantly increased. Referring to FIG. 2b, the non-conducting areas 250 are illustrated for the ground and power layers, 202 and 203, of the MPCB 200. The non-conducting areas 250 are surrounded by electrically conducting material 251 that forms the ground and power layers, 202 and 203. Where within these non-conducting areas 250, the vias used for routing of the second subset of electrical contacts, 207ba, 207da, 207ab, 207cb, 207eb, 207bc, 207dc, 207ad, 207cd and 207ed, from the first layer 201 to the fourth layer 204, are formed and are arranged in a second grid. The second grid is at an angle to the first grid in a diagonal orientation with respect to the first grid. A pitch of the vias arranged in the second grid is preferably  $\sqrt{2}$  times the pitch of the electrical contacts arranged in the first grid. Thus, the first embodiment of the invention provides for avoidance of via clearance violations with bottom signal layer, fourth signal layer, being utilized for routing. Because the non-conducting areas are spaced at  $\sqrt{2}$  times the pitch of the electrical contacts, continuous electrical connection around the non-conducting areas is facilitated and as such the ground or power layer within which these non-conducting areas are formed facilitates acting as a layer for decreasing bi-planar cross-talk between adjacent signal layers.

[0028] Preferably, the first grid is such that the orientation of the ground, 206a and 206b, power, 205a through 205c, and signal electrical contacts belonging to the first and second subsets, is for being interfaced with BGA packages or with flip chip bumps. Further preferably, the MPCB 200 in accordance with the embodiments of the invention is formed by laminating alternating signal layers and power or ground layers in order to reduce bi-planar cross-talk.

[0029] The routing concept in accordance with the first embodiment of the invention is applicable to more complicated routing scenarios where a larger plurality of electrical contacts are routed, for example, in eight-layer or even ten-layer circuit boards.

[0030] FIGs. 3a, 3c and 3d illustrate a MPCB 300 that utilizes the routing strategy in accordance with the first embodiment of the invention. FIG. 3a illustrates an exemplary arrangement of electrical contacts on a single layer of a MPCB 300. For example, for the ten layer cross section of the MPCB 300 as shown in FIG. 3c, the first layer (L1) 321 is an electrical power layer and is routed to electrical pads 315. The second layer L2 302 is a signal layer, which is routed to electrical contacts 319a. A third layer 323 is a ground layer, which is routed to electrical contacts 316. A fourth layer 324 is a signal layer that is routed to electrical contacts 319b. Fifth and sixth layers, 325 and 326, are core power and core ground layers, these layers are routed to electrical contacts 318 and 317, respectively. A seventh layer 327 is a signal layer, which is routed to electrical contacts 319c. Eight and tenth layers, 328 and 330 are power and ground layers, which are routed to electrical contacts 315 and 316, respectively. A ninth layer 329 is a signal layer, which is routed to electrical contacts 319d.

[0031] FIG. 3b illustrates an eight layer MPCB 350 and FIG. 3c illustrates a ten layer MPCB 300. Referring to FIGs 3b and 3c, because the core of the MPCB, 350 and 300, formed from layers 325 and 326, and 304 and 305, a larger via and pitch is required than for the surface layers 301 and 308 and 321 and 330. Referring back to prior art FIGs. 1a through 1d, because of the larger non-conducting area requirements for the core layers, typically 90% of routing for the signal layers is performed on the outer layers of a MPCB 100. Unfortunately, bottom signal layers, 104, are mostly empty and not utilized for routing. Instead a majority of the routing is performed on the upper layers, 101, typically on first through fourth layers, in order to avoid utilizing vias that cross the core layers, 102 and 103. However, in order to achieve high trace densities on upper signal layers 101, manufacturability issues typically result in a high manufacturing cost for these MPCBs. In some cases, if signal routing is not possible within dedicated signal layers, power and ground layers are partially utilized for signal routing, which results in poor

electrical performance of the MPCB 100. There is a known trade off between performance and cost for routing density.

**[0032]** Referring to FIG. 3d, the routing scheme in accordance with the first embodiment of the invention is utilized for one of the signal layers as shown. Non conducting areas and vias formed therein, denoted by 310, are arranged in zigzag pattern for this second layer 322, either a ground or power layer, so that the vias are able pass through the core layers, 325 and 326, of the MPCB. Thus, on the third layer 323, more signals are routed because the vias 310 are at diagonal positions and thus provide more space for routing therebetween. As a result, the rest of the signals are routed to the bottom signal layers. On core layers, vias 310 are able to pass through without violating clearance rules because their pitch is at least  $\sqrt{2}$  times the pitch of electrical contacts 311. In this manner, both the upper and lower signal layers, 322 and 329, are used for routing with approximately balanced routing densities on each. This provides for an MPCB 300 having routing that offers performance and is realized in a cost efficient manner.

**[0033]** The routing strategy established in accordance with the first embodiment of this invention allows for routing by drilling vias diagonally. It thus provides increased room between vias, than was attainable in the prior art, but also vias are drilled on core layers in a zigzag pattern, attaining via pitch that is  $\sqrt{2}$  times the pitch of the electrical contacts. This allows for avoiding of via clearance violations and allows for bottom signal layer to be utilized for efficient signal or power routing. Furthermore, the ground and power layers that have the non-conducting areas formed thereon act for reducing bi-planar cross-talk between adjacent signal layers because a conductive material for conducting of power or ground surrounds a plurality of the non-conducting areas.

**[0034]** Numerous other embodiments may be envisaged without departing from the spirit or scope of the invention.

## Claims

What is claimed is:

1. A multilayer circuit board comprising:

a first layer;

a fourth layer substantially parallel to the first layer;

a plurality of electrical contacts formed on the first layer of the multilayer circuit board and disposed in a first grid having, a first subset of the plurality of electrical contacts for routing within the first layer, and a second subset of the plurality of electrical contacts for routing within the fourth layer; and,

a plurality of vias formed between the first and fourth layers and each disposed adjacent at least one of the second subset of the plurality of electrical contacts, the plurality of vias having a spacing between each pair thereof larger than a smallest spacing between adjacent electrical contacts of the plurality of electrical contacts.

2. A multilayer circuit board according to claim 1, wherein the plurality of vias have a spacing of at least 1.1 times the first grid spacing.

3. A multilayer circuit board according to claim 2, wherein electrical contacts of the plurality of electrical contacts within the first grid alternate between the first and second subsets of electrical contacts.

4. A multilayer circuit board according to claim 1, wherein the first grid comprises a Cartesian grid comprising columns and rows, where each row and each column comprises alternating electrical contacts from the first subset and the second subset, the plurality of vias disposed in a second grid comprising columns and rows having a substantially second pitch between adjacent vias, where electrical contacts for the first subset are routed within the first layer using one of a plurality of first electrical traces and electrical contacts for the second subset are routed along the fourth layer using one of a plurality of second electrical traces.

5. A multilayer circuit board according to claim 4, wherein pitch of the vias disposed in a second grid is at least 1.1 times larger than the pitch of the electrical contacts disposed in the first grid.
6. A multilayer circuit board according to claim 5, wherein pitch of the vias disposed in a second grid is approximately the square root of two times larger than the pitch of the plurality of electrical contacts disposed in the first grid.
7. A multilayer circuit board according to claim 4, wherein the angle between the first grid and the second grid is approximately 45 degrees.
8. A multilayer circuit board according to claim 1, wherein the first subset of the plurality of electrical contacts comprise bond pads.
9. A multilayer circuit board according to claim 1, wherein the vias are disposed at opposite sides of adjacent electrical contacts belonging to the second subset.
10. A multilayer circuit board according to claim 1, comprising a first substrate, where the first layer is disposed within a first outside surface of the first substrate and where the second plurality of vias are drilled through the first substrate to a second other outside surface thereof, where the fourth layer is disposed within the second other outside surface of the first substrate.
11. A multilayer circuit board according to claim 1, comprising a core layer disposed between the first and fourth layers, wherein the core layer comprises a plurality of other layers that are substantially parallel to the first and fourth layers and the plurality of other layers comprising a plurality of non-conducting areas that surround the plurality of vias.

12. A multilayer circuit board according to claim 11, comprising an electrically conducting material disposed about the plurality of non-conducting areas for reducing a bi-planar cross-talk between the first and fourth layers.
13. A multilayer circuit board according to claim 12, wherein the plurality of non-conducting areas are disposed in such a manner that vias formed on adjacent electrical contacts from the plurality of electrical contacts are other than supported due to an overlap between adjacent non-conducting areas.
14. A multilayer circuit board according to claim 13, wherein each of the plurality of non-conducting areas is free of all other electrical contact other than a via disposed therein once the multilayer circuit board is formed.
15. A multilayer circuit board according to claim 1, wherein each via is adjacent at least two electrical contacts.
16. A method of manufacturing a multilayer circuit board comprising:
  - providing a first layer;
  - providing a fourth layer substantially parallel to the first layer;
  - disposing a plurality of electrical contacts in a first grid within the first layer, the plurality of electrical contacts arranged in a first subset and a second subset;
  - routing the first subset of electrical contacts within the first layer;
  - forming vias between the first and fourth layers, each via adjacent at least one of the second subset of the plurality of electrical contacts and each via spaced from other vias by at least 1.2 times a minimum spacing between electrical contacts of the first and second subsets; and,
  - routing the second subset of the plurality of electrical contacts within the fourth layer.
17. A method according to claim 16, wherein the pitch between adjacent vias is approximately a square root of two times the pitch of the plurality of electrical contacts.


18. A method according to claim 16, comprising:  
providing a first plurality of electrical traces disposed within the first layer for routing of the first subset of electrical contacts; and  
providing a second plurality of electrical traces disposed within the fourth layer for routing of the second subset of electrical contacts,  
wherein a number of elements within the second plurality is within 50% of a number of elements of the first plurality.
19. A method according to claim 18, wherein a number of elements within the second plurality is within 10% of a number of elements of the first plurality.
20. A method according to claim 16, wherein the angle is approximately 45 degrees.
21. A method according to claim 16, comprising providing a core layer between the first and fourth layers, wherein the core layer comprises a plurality of other layers that are substantially parallel to the first and fourth layers, the plurality of other layers comprising a plurality of non-conducting areas that surround the plurality of vias.
22. A method according to claim 21, comprising providing an electrically conducting material disposed about the plurality of non-conducting areas for reducing a bi-planar cross-talk between the first and fourth layers.
23. A method according to claim 21, wherein the plurality of non-conducting areas are disposed in such a manner that vias formed on adjacent electrical contacts from the plurality of electrical contacts are other than supported due to an overlap between adjacent non-conducting areas.
24. A method according to claim 23, wherein each of the plurality of non-conducting areas is free of all other electrical contact other than a via disposed therein once the multilayer circuit board is formed.



**Abstract**

A multi layer circuit board (MPCB) is disclosed that is comprised of a first layer and a fourth layer substantially parallel to the first layer. Pluralities of electrical contacts are formed on the first layer of the multilayer circuit board and are disposed in a first grid. The plurality of electrical contacts are divided into a first subset for routing within the first layer, and a second subset for routing within the fourth layer. A plurality of vias are formed between the first and fourth layers and each disposed adjacent at least one of the second subset of the plurality of electrical contacts, the plurality of vias having a spacing between each pair thereof larger than a smallest spacing between adjacent electrical contacts of the plurality of electrical contacts.

BEST AVAILABLE COPY



(prior Art)

BEST AVAILABLE COPY





FIG. 2a




FIG. 2d

(prior Art)




FIG. 2b




FIG. 2c

BEST AVAILABLE COPY




FIG. 2c




FIG. 3a





FIG. 3c

FIG. 3d



BEST AVAILABLE COPY